





























100P CONECTOR

Core Board AC7A035 Connector



PCIe

BACKPLANE


PSX-XP4 Hybrid Slot

EXPANSION


JTAG

RESET, BUTTON, LED


Rev	Number	Revision
1.0	1.0	Initial Release
1.1	1.1	Minor Revision
1.2	1.2	Minor Revision
1.3	1.3	Minor Revision
1.4	1.4	Minor Revision
1.5	1.5	Minor Revision
1.6	1.6	Minor Revision
1.7	1.7	Minor Revision
1.8	1.8	Minor Revision
1.9	1.9	Minor Revision
2.0	2.0	Major Revision




Title		
Size	Number	Revision
A3		
Date:	1/12/2026	
File:	E:\22.PCIE\Power.SchDoc	
Sheet of	8	
Drawn By:		



Title		
Size	Number	Revision
A3		
Date:	1/12/2026	Sheet of
File:	E:\22.PCIE3.PCB\Rev2.0\20B.ADC.Sch	Drawn By:








INPUT

OUTPUT

Title		
Size	Number	Revision
A3		
Date:	1/12/2026	Sheet of
File:	E:\22.PCIE\IN_OUT.SchDoc	Drawn By:



Title			
Size A3	Number	Revision	
Date:	E/12/2026	Sheet of	
File:	E:\22.PC\el\CAN MOSBUS.SchDoc	Drawn By:	

